## Adders, multiplexers, latches, flip-flops



## Overview

- Combinatorial circuits
- Build up a toolbox of useful circuits
- Adder, multiplexer, demultiplexer
- Sequential circuits
- Latches and flip-flops
- Basis for computer memory


## Building an adder

- Goal: $x+y=z$ for 4-bit integers
- Input: $x=x_{3} x_{2} x_{1} x_{0}$
- Input: $y=y_{3} y_{2} y_{1} y_{0}$
- Input: $c_{0}$ (carry-in to first column)
- Output: $z=z_{3} z_{2} z_{1} z_{0}$
- Output: $c_{4}$ (carry-out last column)

|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | $x_{3}$ | $x_{2}$ | $x_{1}$ | $x_{0}$ |
| + | $y_{3}$ | $y_{2}$ | $y_{1}$ | $y_{0}$ |
| $c_{4}$ | $z_{3}$ | $z_{2}$ | $z_{1}$ | $z_{0}$ |

## Building an adder

- Goal: $x+y=z$ for 4-bit integers
- First attempt:
- Build a truth table

|  |  | $c_{0}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
|  | $x_{3}$ | $x_{2}$ | $x_{1}$ | $x_{0}$ |  |
| + | $y_{3}$ | $y_{2}$ | $y_{1}$ | $y_{0}$ |  |
| $c_{4}$ | $z_{3}$ | $z_{2}$ | $z_{1}$ | $z_{0}$ |  |

- 9 input variables to 5 output variables

| $c_{0}$ | $x_{3}$ | $x_{2}$ | $x_{1}$ | $x_{0}$ | $y_{3}$ | $y_{2}$ | $y_{1}$ | $y_{0}$ | $c_{4}$ | $z_{3}$ | $z_{2}$ | $z_{1}$ | $z_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| . | . | . | . | . | . | . | . | . | . | . | . | . | . |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## Divide and conquer!

- Let's figure out one bit-at-a-time
- Input:
-1 bit from $x$

|  | $c_{3}$ | $c_{2}$ | $c_{1}$ | $c_{0}$ |
| ---: | ---: | :--- | :--- | :--- |
|  | $\mathrm{x}_{3}$ |  |  |  |
| + | $\mathrm{y}_{3}$ | $\mathrm{x}_{2}$ | $\mathrm{y}_{2}$ | $\mathrm{x}_{1}$ |
| $\mathrm{y}_{1}$ | $\mathrm{x}_{0}$ |  |  |  |
| $\mathrm{c}_{4}$ | $\mathrm{z}_{3}$ | $\mathrm{z}_{2}$ | $\mathrm{z}_{1}$ | $\mathrm{z}_{0}$ |
|  |  |  |  |  |

- 1 bit from $y$
- 1 bit carry-in
- Output:
- 1 bit for sum
- 1 bit for carry-out


## Divide and conquer!

- Let's figure out one bit-at-a-time
- Input:
-1 bit from $x$
- 1 bit from $y$
- 1 bit carry-in
- Output:
- 1 bit for sum
- 1 bit for carry-out

| $x_{i}$ | $y_{i}$ | $c_{i}$ | $z_{i}$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |
| Sum bit |  |  |  |


|  | $c_{3}$ | $c_{2}$ | $c_{1}$ | $c_{0}$ |
| ---: | :--- | :--- | :--- | :--- |
|  | $\mathrm{x}_{3}$ |  |  |  |
| + | $\mathrm{y}_{3}$ | $\mathrm{x}_{2}$ | $\mathrm{y}_{2}$ | $\mathrm{x}_{1}$ |
| $\mathrm{y}_{1}$ | $\mathrm{x}_{0}$ |  |  |  |
| $\mathrm{c}_{4}$ | $\mathrm{z}_{3}$ | $\mathrm{z}_{2}$ | $\mathrm{z}_{1}$ | $\mathrm{z}_{0}$ |
|  |  |  |  |  |


| $x_{i}$ | $y_{i}$ | $c_{i}$ | $c_{i+1}$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |
| Carry-out bit |  |  |  |

## Divide and conquer!

- Let's figure out one bit-at-a-time
- Input:
-1 bit from $x$
- 1 bit from $y$
- 1 bit carry-in
- Output:
- 1 bit for sum
- 1 bit for carry-out

| $x_{i}$ | $y_{i}$ | $c_{i}$ | $z_{i}$ | ODD |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |
|  | Sum bit |  |  |  |


|  | $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{x}_{3}$ | $\mathrm{x}_{2}$ | $\mathrm{x}_{1}$ | $\mathrm{x}_{0}$ |
| + | $y_{3}$ | $y_{2}$ | $y_{1}$ | $y_{0}$ |
| $\mathrm{C}_{4}$ | $\mathrm{z}_{3}$ | $\mathrm{z}_{2}$ | $\mathrm{z}_{1}$ | $\mathrm{z}_{0}$ |


| $x_{i}$ | $y_{i}$ | $c_{i}$ | $c_{i+1}$ | MAJ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 |
| Carry-out bit |  |  |  |  |

## ODD and MAJ

| $\mathbf{x}_{\mathrm{i}}$ | $\mathbf{y}_{\mathrm{i}}$ | $c_{i}$ | $z_{i}$ | ODD |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

Sum bit
$z_{i}=x_{i}^{\prime} y_{i}^{\prime} c_{i}+x_{i}^{\prime} y_{i} c_{i}^{\prime}+x_{i} y_{i}^{\prime} c_{i}^{\prime}+x_{i} y_{i} c_{i}$
$=x_{i}$ XOR $y_{i}$ XOR $c_{i}$


## Building a full adder

- Goal: $x+y=z$ for 4-bit integers

|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
|  | $x_{3}$ | $x_{2}$ | $x_{1}$ | $x_{0}$ |
| + | $y_{3}$ | $y_{2}$ | $y_{1}$ | $y_{0}$ |
| $c_{4}$ | $z_{3}$ | $z_{2}$ | $z_{1}$ | $z_{0}$ |



## Multiplexer

- $2^{\text {n-to-1 }}$ multiplexer

- Copies selected input bit to output bit, controlled switch
- Input: n selection bits, $2^{\mathrm{n}}$ input bits
- Output: 1 output bit



## Demultiplexor

- 1-to-2 ${ }^{n}$ demultiplexer

- Copies single input bit to one of $2^{n}$ output bits
- Input: n selection bits, 1 input bits
- Output: $2^{n}$ output bits



## Combinational vs. Sequential circuits

- Combinational circuits
- Output determined only by inputs
- Can draw with signals going strictly left-to-right
- Sequential circuits
- Output determined by inputs and previous outputs
- Feedback loop!


## SR latch

- SR Latch
- Basic sequential circuit for storing a bit
- Input bit: S = SET (turn the bit on)
- Input bit: R = RESET (turn the bit off)

| S (set) | R (reset) | $\mathrm{Q}(\mathrm{t})$ | $\mathrm{Q}(\mathrm{t}+\mathbf{1})$ |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: |
| 0 | 0 | x | x |  |  |
| 0 | 1 | x | 0 |  |  |
| 1 | 0 | x | 1 |  |  |
| 1 | 1 | x | not used |  |  |
| Excitation table for SR latch. <br> $\mathbf{x}=$ |  |  |  |  | value (0 or $\mathbf{1}$ ) at time $\mathrm{Q}(\mathrm{t})$ |



## SR latch variants



SR latch
Set and reset on high signal


SR NOR latch
Set and reset on high signal


S'R' NAND latch
Set and reset on low signal

## SR latch with enable

- Often we want to control when latching occurs
- Add enable line
- Must be high to SET / RESET



## D latch with enable

- D latch (D for "data")
- Eliminates invalid input: $S=R=1$
- Whenever enable high, memorizes D bit


| D (data) | E (enable) | $\mathrm{Q}(\mathrm{t})$ | $\mathrm{Q}(\mathrm{t}+1)$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | x | x |
| 0 | 1 | x | 0 |
| 1 | 0 | x | x |
| 1 | 1 | x | 1 |

Excitation table for $D$ latch with enable.
$x=$ value ( 0 or 1 ) at time $Q(t)$

## Clock

- Clock
- Fundamental component of computers

- Synchronizes different circuit elements
- Regular on-off pulse
- Pulse less often than worst case internal propagation delay of any circuit
-1 GHz clock $=1$ billion pulses per second



## Clocked D flip-flop

- D flip-flop
- Hook the enable line to a clock
- Clocked latch = flip-flop
- State change has to wait for next clock cycle



## JK flip-flop

- JK flip-flop
- Refinement of SR flip-flop
- SET: J=1, K=0
- RESET: J=0, K=1
- TOGGLE: J=1, K=1 (flips the stored bit)

| $J$ | K | C (clock) | $\mathrm{Q}(\mathrm{t})$ | $\mathrm{Q}(\mathrm{t}+1)$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | high | x | x |
| 0 | 1 | high | x | 0 |
| 1 | 0 | high | x | 1 |
| 1 | 1 | high | x | $\mathrm{x}^{\prime}$ |



## T flip-flop

- T flip-flop "toggle"
- Like JK but connect J and $K$ together
- LEAVE: T=0
- TOGGLE: T=1 (flips the stored bit)

| T | C (clock) | $\mathrm{Q}(\mathrm{t})$ | $\mathrm{Q}(\mathrm{t}+1)$ |
| :--- | :--- | :--- | :--- |
| 0 | high | x | x |
| 1 | high | x | $\mathrm{x}^{\prime}$ |



## Summary

- Combinational circuits
- How we compute things
- Built from basic gates like \{AND, OR, NOT\}
- Examples: MAJ, ODD, adder, (de)multiplexer
- Sequential circuits
- How we remember things
- Clock needed to synchronize things
- Latches + clock = flip-flop
- Examples: SR latch, D flip-flop, JK flip-flop, T flipflop

